System and method for reducing power consumption during periods of low link utilization

ABSTRACT

A system and method for reducing power consumption during periods of low link utilization. A single enhanced core can be defined that enables operation of subset of parent physical layer devices (PHYs). The subset and parent PHYs can have a fundamental relationship that enables synchronous switching between them depending on the link utilization state.

This application claims priority to provisional application No. 61/022,439, filed Jan. 21, 2008, which is incorporated by reference herein, in its entirety, for all purposes.

BACKGROUND

1. Field of the Invention

The present invention relates generally to Ethernet systems and, more particularly, to a system and method for reducing power consumption during periods of low link utilization.

2. Introduction

Energy costs continue to escalate in a trend that has accelerated in recent years. Such being the case, various industries have become increasingly sensitive to the impact of those rising costs. One area that has drawn increasing scrutiny is the IT infrastructure. Many companies are now looking at their IT systems' power usage to determine whether the energy costs can be reduced. For this reason, an industry focus on energy efficient networks has arisen to address the rising costs of IT equipment usage as a whole (i.e., PCs, displays, printers, servers, network equipment, etc.).

One area that has shown the potential for cost and energy savings is efficient link utilization. Most network links are typically in an idle state between sporadic bursts of data. The overall link utilization is therefore relatively low. Reducing link rates when the high data capacity is not needed can therefore save energy. In other words, a link can use a high data rate when data transmission needs are high, and use a low data rate when data transmission needs are low. While this concept of efficient link utilization is well known, what is needed is an efficient mechanism for adapting the link rate to provide reduced power consumption during a period of low link utilization.

SUMMARY

A system and/or method for reducing power consumption during periods of low link utilization, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to describe the manner in which the above-recited and other advantages and features of the invention can be obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

FIG. 1 illustrates an example of Ethernet physical layer devices (PHYs).

FIGS. 2A and 2B illustrate an example of parent and subset PHYs.

FIG. 3 illustrates an embodiment of a parent/subset PHY.

FIG. 4 illustrates a flowchart of a process of the present invention

FIGS. 5 and 6 illustrate an example of synchronously shifting between subset and parent PHYs.

DETAILED DESCRIPTION

Various embodiments of the invention are discussed in detail below. While specific implementations are discussed, it should be understood that this is done for illustration purposes only. A person skilled in the relevant art will recognize that other components and configurations may be used without parting from the spirit and scope of the invention.

Ethernet has become an increasingly pervasive technology that has been applied in various contexts. One of those applications is backplane technology for equipment such as blade servers and other chassis-based equipment. Here, traffic is transmitted in standard-sized or jumbo Ethernet frames on a backplane, which interconnects various modules and interface components.

The IEEE 802.3ap specification provides for 10 Gbit/s operation over a distance of up to 40 inches on a backplane. In general, backplane Ethernet couples the IEEE 802.3 (CSMA/CD) MAC to a family of Physical Layers defined for operation over electrical backplanes. FIG. 1 illustrates the relationships among Backplane Ethernet, the IEEE 802.3 MAC, and the ISO Open System Interconnection (OSI) reference model. As illustrated, three different physical layer devices (PHYs) are specified: 10000BASE-KX specifies 1 Gbit/s serial operation, 10GBASE-KX4 specifies 10 Gbit/s 4-lane operation, and 10GBASE-KR specifies 10 Gbit/s serial operation.

As illustrated, the 1000BASE-KX core includes a physical coding sublayer (PCS), a physical medium attachment (PMA), physical media dependent (PMD), and auto-negotiation (AN). The PCS is generally responsible for encoding/decoding gigabit media independent interface (GMII) octets to/from ten-bit code-groups (8B/10B) for communication with the underlying PMA. In contrast, the PCS in the 10GBASE-KR core is generally responsible for encoding/decoding 10 gigabit media independent interface (XGMII) 64-bit data to/from 66-bit code-groups (64B/66B) for communication with the underlying PMA.

In general, the PMA abstracts the PCS from the physical medium. Accordingly, the PCS can be unaware of the type of medium. The primary functions of the PMA include mapping of transmit and receive code-groups between the PCS and PMA, serialization/de-serialization of code-groups for transmission/reception on the underlying serial PMD, recovery of clock from the coded data (e.g., 8B/10B, 64B/66B, etc.) supplied by the PMD, and mapping of transmit and receive bits between the PMA and PMD.

The PMD is generally responsible for generating electrical or optical signals depending on the nature of the physical medium connected. PMD signals are sent to the medium dependent interface (MDI), which is the actual medium connected, including connectors, for the various media supported.

As noted above, the PMA is responsible for the recovery of the received clock, which is used by the PCS to sample the data presented to it by the PMA. Conventional clock recovery mechanisms use delay locked loops (DLLs) or phase locked loops (PLLs) that align a local clock's phase to the phase of the recovered clock.

As noted, one of the ways of creating an energy efficient network is through efficient link utilization. In general, the lack of data transmission does not significantly reduce energy consumption of a PHY in most implementations. A 10 Gbit/s link, for example, will consume about the same amount of power whether a burst of data is transmitted during a file transfer, a constant stream of data is transmitted at lower bandwidth, or no data is transmitted during an idle period. If a 10 Gbit/s link can be slowed down to a lower link rate (e.g., 1 Gbit/s) link during idle times, then power can be saved in the operation of the PHY. Moreover, if the PHY is clocked at a lower rate, then the higher layer elements (e.g., MAC layer) that interface with the PHY could also potentially be clocked at a lower rate. If multiple ports slow down, then shared resources (e.g., switch, memory interfaces, etc.) could also be slowed down as well. In the aggregate, significant power savings can be achieved through the operation of the link at lower rates.

In one example, a lower link rate can represent any fraction of the highest link rate. Depending on the implementation, one or more lower link rates (e.g., 10 Mbit/s, 100 Mbit/s, 500 Mbit/s, 1 Gbit/s) can be defined to accommodate one or more lower utilization levels. As would be appreciated, a zero rate can also be defined.

One of the key considerations in efficient link utilization is the speed at which the transitions between link rates can occur. This is especially true in the transition from a reduced link rate to the maximum supported link rate, as unscheduled bursts of data arrive for transport. In one implementation, the link status as reported to the higher layers remains unchanged even if the link rate is reduced. Accordingly, the higher layers would continue to presume that the PHY is operating at full capacity. In this context, the transition time (e.g., millisecond v. microsecond levels) between link rates can therefore have a large memory impact when considering the amount of buffering that would be needed to facilitate large bursts of incoming data.

In the example 802.3ap implementation, transitions between a 10 Gbit/s link and a 1 Gbit/s link can be effected by transitioning between a 10GBASE-KR link and a 1000BASE-KX link. In this process, the PHY would, in effect, be transitioning between two distinct state machines that implement the 10GBASE-KR and 10000BASE-KX cores. As part of this process, the state of a first core would need to be saved prior to the switch, whereupon new transceiver coefficients would be acquired upon training and initialization of the second core. This process of saving state and reacquiring new operating coefficients can lead to unacceptably long link transition times (e.g., milliseconds). There is also the possibility that the stored state may “drift” over time causing either (a) longer time for convergence to occur, or (b) re-training since the coefficients would be stale. Here, it should be noted that where the link transitions to a zero rate, a continuous signal that contains energy and phase information but is low in power can be sent to eliminate the issue of drifting.

In accordance with the present invention, faster transition times between two link rates (e.g., 100 Gbit/s to 10 Gbit/s, 40 Gbit/s to 5 Gbit/s, 10 Gbit/s to 2.5 Gbit/s, 10 Gbit/s to 0 Gbit/s, 5 Gbit/s to 100 Mbit/s, etc.) is enabled through the creation of a lower-rate PHY that is a subset of a higher-rate PHY. In one embodiment, the line code for the lower data rate is a simple subset of the higher data rate. This enables the subset PHY to be implemented by simply turning off elements of the higher data rate standard parent PHY.

Consider for example the 10GBASE-KR PHY. FIG. 2A illustrates a simplified diagram of the 10GBASE-KR core. As illustrated, the PCS of the 10 G PHY is responsible for encoding/decoding XGMII 64-bit data to/from 66-bit code-groups (64B/66B) for communication with the underlying PMA. This 64B/66B line code is used to achieve DC-balance and operates with considerably less overhead (10.3125 Gbaud) as compared to the 8B/10B line coding (1.25 Gbaud) used by the 1000BASE-KX core. Due to the difference in coding schemes the 10GBASE-KR and 1000BASE-KX cores do not have a fundamental frequency relationship between them.

In accordance with the present invention, a subset PHY is produced that is fundamentally related to a parent PHY. This fundamental relationship (e.g., divide by 10) enables the subset and parent PHYs to have a synchronous relation in retaining the relative bit boundaries.

In one embodiment, the parent PHY is an enhanced core (e.g., 10GBASE-KR) that can be slowed down and sped up by whatever frequency multiple. For example, the enhanced core can be slowed down by a factor of 10 during low link utilization, then sped up by a factor of 10 when a burst of data is received. In the example of a factor of 10, a 10 G enhanced core can be transitioned down to a 1 G link rate when idle, and sped back up to a 10 G link rate when data is to be transmitted.

In one embodiment, the enhanced core includes control logic that would enable a timing element (e.g., DLL or PLL) that drives the enhanced core to be divided/multiplied in frequency when a link utilization state transition is detected. A transition from a high utilization state to a low utilization state would cause the control logic to divide the frequency of the timing element, while a transition from a low utilization state to a high utilization state would cause the control logic to multiply the frequency of the timing element.

The subset PHY can therefore be viewed as a down-clocked version of the parent PHY, with certain elements of the parent PHY being turned off (e.g., forward error correction, parallel circuits, etc.) or turned down (e.g., analog biases) by the control logic. FIG. 2B illustrates a simplified view of a subset PHY that is based on the 10 G parent PHY of FIG. 2A. As illustrated, the 1 G subset PHY has retained the 64B/66B coding by the PCS. Instead of operating at 10.3125 Gbaud, however, the 1 G subset PHY operates at 1.03125 Gbaud, or one tenth of the rate of the parent 10 G PHY. The implementation of a down-clocked 64B/66B coding in the 1 G subset PHY is in contrast to conventional 1 G PHYs that operate with 8B/10B coding.

FIG. 3 illustrates an embodiment of enhanced core that can function as a parent/subset PHY. As illustrated, PHY 300 includes transmitter section 310 and receiver section 320. Transmitter section 310 includes transmitter (TX) 311, parallel-in-serial-out (PISO) block 312, encoder 313, and transmit FIFO 314. In general, PISO 312 takes the TX code group output from PCS encoder 313 and generates a serial output for the PMD. For both the parent and subset PHY, a common encoder (e.g., 64B/66B) is used. The operation of PISO 312 is based on a clock signal generated by clock multiplier unit (CMU), which multiplies the incoming parallel PMA TX clock. In one embodiment, PISO 312 has a single shift register that receives the parallel data once per parallel clock and shifts it out at the higher serial clock rate.

Receiver section 320 includes receiver (RX) 321, serial-in-parallel-out (SIPO) block 322, clock recovery 323, PCS decoder 324, and alignment FIFO 325. In general, SIPO 322 takes the serial input from the PMD and generates the RX code group for the PMA. The RX code group is processed by PCS decoder 324 in accordance with an embedded clock in the received signal. This recovered clock signal is generated by a clock recovery unit (CRU), which divides the incoming clock down to the parallel rate for output to the PCS.

As FIG. 3 further illustrates, parent/subset PHY 300 also includes timing element 330. In accordance with the present invention, timing element 330 is controlled by control logic 340. Here, control logic 340 can be designed to divide/multiply an output of timing element 330 to thereby slow down or speed up the operation of parent/subset PGY 300. In this manner, the enhanced core can be adjusted in speed to address detected states of high/low link utilization. For example, a transition from a high link utilization state to a low link utilization state would cause control logic 340 to reduce the frequency of timing element 330, while a transition from a low utilization state to a high utilization state would cause control logic 340 to multiply the frequency of timing element 330.

In one embodiment, timing element 330 is based on a DLL or a PLL, which can be used by components in transmitter section 310 and receiver section 320. As would be appreciated, timing element 330 can be implemented as a common functional block for PHY 300 or as a transmitter/receiver specific component.

With the use of subset PHYs, link rates can be synchronously changed up or down. In this process, the encoder/decoder (e.g., 64B/66B) would get a continuous clock so that it does not lose synchronization. The complexity of switching between different cores is thereby eliminated, leading to faster switching times on the order of tens of microseconds. In general, no changes to the wire signaling would be needed due to the simple and limited control overhead.

To further illustrate the principles of the present invention, reference is now made to the flowchart of FIG. 4. As illustrated, the process begins at step 402 where a link utilization level is monitored. This link utilization level can enable the system to determine whether or not the current link rate is properly matched with the amount of traffic to be transmitted. For example, if the link is idle, then a transition to a lower link rate can be considered. Alternatively, if the link is at or near capacity, then a transition to a higher link rate can be considered. At step 404, it is therefore determined whether a change in link rate is needed.

If it is determined that a change in link rate is not needed, then the process continues back to step 402 where the link utilization levels continue to be monitored. If, on the other hand, it is determined that a change in link rate is needed, then the process continues to step 406 where a link rate transition is signaled to the receiving system. As would be appreciated, a switch in link rates would require coordination on both ends of the link. This coordination between both ends of the link can be facilitated in various ways (e.g., in band, out of band, etc.). In one embodiment, a request/acknowledge communication cycle is used. To facilitate a quicker transition, a physical layer control mechanism can be used. As would be appreciated, the principles of the present invention are not dependent on the particular communication mechanism that is implemented. After the link rate transition is signaled at step 406, the transition in the link rate can then occur at step 408. The process would then continue to step 402 where the link utilization level would be monitored for further link rate transitions. These various link rate transitions can be used to accommodate two or more defined link utilization levels.

FIGS. 5 and 6 illustrate an example of shifting between subset and parent PHYs that have a fundamental relationship. Significantly, the synchronous relation between the subset and parent PHYs enable seamless transitions between the subset and parent PHYs on the fly.

As would be appreciated, the principles of the present invention can be applied to any combination of link rates. For example, higher future rates such as 100 G and 40 G, as well as non-standard rates such as 5 G, 2.5 G or lower than 1 G can be used. It should also be noted, that the synchronous switching between rates can occur within the data stream, and would not be limited to packet boundaries. Still further, it should be noted that the fundamental relationship between the parent and subset PHYs can be defined based on implementation specific considerations. In one example, a lower fundamental relationship can be used to create an additional out of bandwidth channel for control purposes.

These and other aspects of the present invention will become apparent to those skilled in the art by a review of the preceding detailed description. Although a number of salient features of the present invention have been described above, the invention is capable of other embodiments and of being practiced and carried out in various ways that would be apparent to one of ordinary skill in the art after reading the disclosed invention, therefore the above description should not be considered to be exclusive of these other embodiments. Also, it is to be understood that the phraseology and terminology employed herein are for the purposes of description and should not be regarded as limiting. 

1. An Ethernet physical layer device, comprising: an enhanced physical layer device core designed to operate at 10 gigabit/second rate, said enhanced physical layer device having a 64B/66B encoder/decoder; and a control logic that switches a frequency of operation of said enhanced physical layer device core to a 1 gigabit/second rate upon detection of a low link utilization condition, wherein operation of said enhanced physical layer device core at said 1 gigabit/second rate uses said 64B/66B encoder/decoder.
 2. The Ethernet physical layer device of claim 1, wherein said control logic controls a frequency divider/multiplier.
 3. The Ethernet physical layer device of claim 1, wherein said enhanced physical layer device core implements 10GBASE-KR.
 4. An Ethernet physical layer device, comprising: an enhanced physical layer device core designed to operate at a first frequency; and a control logic that switches a frequency of operation of said enhanced physical layer device core to a second frequency lower than said first frequency upon detection of a low link utilization condition, wherein said first and second frequency have a fundamental relationship.
 5. The Ethernet physical layer device of claim 4, wherein said first frequency enables said Ethernet physical layer device to operate in a ten gigabit mode, and said second frequency enables said Ethernet physical layer device to operate in a one gigabit mode.
 6. The Ethernet physical layer device of claim 5, wherein said enhanced physical layer device includes a 64B/66B encoder/decoder that operates in both said ten gigabit mode and said one gigabit mode.
 7. The Ethernet physical layer device of claim 4, wherein said control logic controls a frequency divider/multiplier.
 8. The Ethernet physical layer device of claim 4, wherein said enhanced physical layer device core implements 10GBASE-KR.
 9. The Ethernet physical layer device of claim 4, wherein said control logic determines which of a plurality of lower frequencies corresponding to a respective plurality of lower utilization levels to switch to.
 10. An energy efficient Ethernet method, comprising: operating a physical layer device at a first data rate during a period of low link utilization; detecting a transition to a high link utilization state; and synchronously adjusting said physical layer device to a second data rate higher than said first data rate upon said detection, wherein said adjustment is based on an application of a multiplier to a timing element within said physical layer device.
 11. The method of claim 10, wherein said first data rate is a one gigabit mode and said second data rate is a ten gigabit mode, wherein said one gigabit mode and said ten gigabit mode use the same 64B/66B encoder/decoder.
 12. The method of claim 10, wherein said multiplier is not ten.
 13. The method of claim 10, wherein said second data rate is facilitated using 10GBASE-KR.
 14. The method of claim 10, further comprising signaling a transition to said second data rate to a receiving device.
 15. The method of claim 10, wherein said second data rate is one of 2.5 Gbit/s, 5 Gbit/s, 40 Gbit/s or 100 Gbit/s.
 16. The method of claim 10, wherein said first data rate is one of 10 Mbit/s, 100 Mbit/s, 500 Mbit/s, 1 Gbit/s. 